High Level Synthesis Of Asics Under Timing And Synchronization Constraints eBook

Addresses both theoretical and practical aspects in the design of a high-level synthesis system that transforms a behavioral level description of hardware to a synchronous logic-level implementation consisting of logic gates and registers. This work also addresses specific issues in applying high-level synthesis techniques to the design of ASICs.